Abstract -Design strategies for power effective medium/high resolution Successive-Approximation ADC are discussed. The study considers reducing the power of the capacitive array with suitable capacitive attenuators that do not need using non-unity capacitors. The design of minimum power comparators is analyzed and a novel comparator scheme, named time-domain comparator, is described. The proposed methodologies, verified with a test design, is capable to provide 12-bit with 50-kHz signal band and 1-V supply. The achieved FoM is 14 fJ/convlevel, which is well below the state-of-the-art.
INTRODUCTION
In energy-limited applications, such as wireless sensor networks and portable instruments, the use of ultra-low power ADCs extends the battery life and, possibly, allows autonomous operations. The successive approximation (SA) algorithm is a suitable low-power solution, [1 -4] , when the signal band is in up to about 1 MHz and the resolution ranges between 10 and 12 bit. The SA architecture uses a comparator, a subtracting DAC together with its logic, and the successive approximation register (SAR) implementing the SA algorithm. The conversion starts with the sampling of the input signal and uses a clock period per bit. Therefore, the sampling rate is lower than the clock by a (N+1) factor. Since a capacitive array of equal unity capacitors achieves the subtraction DAC and the sampling function, the required power is related to the capacitances charge and discharge. With relatively low clock frequencies, the power consumption is in the μW range. A conventional scheme of voltage comparator consists in the cascade of a preamplifier and a latch. With submicron technologies, the capacitances to be charged and discharged are few ten of fF. Therefore, even for the comparator, the required power is very low. Finally, the limited complexity of the SAR logic and the low clock frequency enable very low power consumption. As a result, the figure of merit (FoM) defined by (1) where ENOB is the effective number of bits and f B is the bandwidth, can be as low as various tens of fJ/conv-level.
This paper discusses various design strategies to obtain a very low FoM, well below the state-of-the-art. The proposed methods and the use of a new comparator scheme are used in a test-design, obtaining a simulated FoM of 14 fJ/conv-level almost verified on silicon, as synthetically described in [5] .
II. CAPACITIVE ARRAY
The array of binary weighted capacitors of Fig. 1 realizes the sampling of the input signal and the charge redistribution by means of switches, controlled by the SAR logic, which connect the capacitors bottom plates to V cm ± V R /2. The power consumed by the capacitors affects the input terminal and the references. For the former contribution, notice that the SA algorithm gives rise to a redistribution of charges and leaves the array charged at the previous input sample at the end of the conversion. Therefore, for each sample, the input terminal must provide a charge to the total capacitance C T of the array given by (2) that increases with the input frequency and becomes maximum at Nyquist. Therefore, a full-scale sine wave at the Nyquist frequency drains a maximum current I in = C T V R /T s . For V R = 1 V and N = 12, the minimum value of C T is 1.64 pF and the corresponding current I in is equal to 0.164 μA. The figure is very low, but it is also necessary to account for the minimum unity capacitance that gives rise to a suitable mismatch error. As known, the capacitance accuracy is inversely proportional to the plate area,
Moreover, it is necessary to account for the mismatch caused by the parasitic metal connections and switches. Modern technologies obtain very low values for K C . However, overall limitations and a suitable margin suggest using C U > 40 fF. Therefore, the use of a plain 12-bit binary array gives rise to C T = 2 12 C U > 164 pF, a limit much larger that what established by the 2kT/C limit. Accordingly, I in becomes about 16.4 μA.
The power drawn from the reference generator depends on the input amplitude and the resulting SA cycle. In average, the charge flowing from the reference generators to sustain the charge redistribution is about C T V R . Therefore, the average current is I R = C T V R /T s , half of the current drawn from the input terminal, considering a full scale sine wave at Nyquist.
The above study shows that if the minimum value of C U constrains C T , an array of 2 N binary array consumes significant power, making convenient the use of an attenuation capacitance as shown in Fig. 2 . Since the value of C 2 is scaled by a factor k = 2 M , than the series of C 1 and C x must become
C U , as normally chosen, C x is a fractional value that is difficult to realize (and this is the main limit to the use of the method). Instead, if
and this is positive. Moreover, having C 1 made by (2 m -1) unity elements is not a big limit because there is a unity capacitance always connected to the lower reference. Its role is to have equivalent DAC full scale at 1 LSB below V cm +V R /2. If that capacitor is removed, the full scale becomes V cm +V R /2 with a negligible gain error . This result is an improvement of the technique proposed in [6] .
It is also possible to extend the method to two attenuating capacitors, but having unity scaling capacitances is more problematic. The method described above with two scaled sections is not effective because the gain error is inessential when caused at the output, but it is responsible of a periodic 1-LSB INL if the architecture uses another attenuating section. Fig. 3(a) shows a 4+4+4 binary arrays with one unity scaling capacitance, C x1 , and the other, C x2 , equal to 16/15C U . Fig. 4 (a) shows the INL determined by this scheme. The INL worsens if even the second scaling element equals C U . However, the gain error caused by the LSB scaling and the one produced by changing C x2 from 16/15C U to C U (Fig. 3 (b) ) can be corrected by scaling the reference voltage in the MSB array. The use of V cm ±V R2 /2 with V R2 = 1.0586V R allows obtaining the INL of Fig. 4 (b) , that is lower than ±0.0005LSB. The MSB references, V R2 , can be possibly obtained by an off-line calibration at the converter turn-on.
III. COMPARATOR
The second element that consumes power is the comparator. Since the input differential signal of a latch should be at least 20 mV to avoid latching errors, it is necessary to use a preamplifier. The LSB of a 10-12-bit ADC is a fraction of mV; therefore, the differential dynamic gain of the preamplifier should be in the 30-60 dB range. The transconductance of the input pair used in the preamplifier with input voltage V in determines a signal current, g m V in , that charges a parasitic capacitance, C p , for the preamplification time, T p . The output voltage at the latch time becomes (4) where I B is the bias current of the input pair. Moreover, it is assumed that the MOS transistors of the input pair are in weak inversion (m 2.2). Equation (4) determines the minimum current for a given clock frequency, dynamic gain, V LSB and parasitic capacitance loading the preamplifier output. C p is given by the parasitic of the preamplifier output and the input parasitic of the latch. Assuming a preamplifier made by a cascode structure, C p for 0.13-0.18 μm CMOS technology is estimated to be 40 fF. With V LSB = 0.2 mV, T p = 380 ns, and V out = 20 mV, the bias current I B equals 0.76 A.
Even if this current consumption is already very low, the figure can be improved by using a new proposed time-domain comparator structure that, instead of operating in the voltage domain, transforms the input voltage into a pulse whose duration is compared with half period of the master clock. (2) Then, the constant rate discharge of C L starts. The initial drop of V C has positive effects because it reduces T d without increasing the discharge current. Splitting C L in two parts, C L1 and C L2 , enhances the drop. C L1 is connected to V DD as in the scheme, C L2 is connected between V DD and the source of M 2 and pre-charged to V DD by a switch that ties the source of M 2 to ground during C . Neglecting C P , the drop of V C becomes V DD (C L2 /C L1 +C L2 ). 
IV. DESIGN EXAMPLE
The proposed design methods and the use of a timedomain comparator have been verified with transistor level simulations using a 0.18-m CMOS technology.
Two 31-C U elements and a C U attenuating capacitor make the capacitive array. The nominal value of C U is 100 fF. The switches used in the subtracting DAC are made by complementary devices, except the one connected to V cm that is an n-channel transistor with clock boost, [7] .
The minimum supply voltage that achieves a good comparator response is as low as 0.7 V, because the only limit to reduce the supply voltage is given by the drop across R D and the threshold of M 3 . The nominal used supply voltage is 1 V, V cm and V R are 0.5 V and 1 V, respectively. Notice that the scheme allows using a V R higher than the rail-to-rail provided that the switches are only n-channel with clock boost, [6] . The values of discharging capacitances C L1 and C L2 are 0.6 pF and 0.2 pF, respectively, thus achieving an initial drop of 250 mV. The simulations use a random error on unity capacitances with variance = 0.003, value that is higher than what modern technologies obtain with C U = 100 fF. Nevertheless, the obtained simulated results show typical DNL and INL plots like the one depicted in Fig. 8 . It can be noted that both DNL and INL are less than ±0.2 LSB.
The spectra with f CK =1.3 MHz, 12-bit and a full-scale sinewave at 2.6 kHz and 44.3 kHz are shown in Fig. 9 . The simulation results show SNRs of 70.8 dB and 68.6 dB respectively (11.8 and 11.1 ENOB) with a third harmonic below 90 dB.
The total simulated power consumption is 3.1 W that allows obtaining a 14-fJ/conv-step of FoM. A similar circuit with a less sophisticated architecture of the time-domain comparator has been experimentally evaluated. The obtained ENOB is 9.4-bit which demonstrates the effectiveness of the approach providing a FoM of 56 fJ/conv-level, [5] . 
